Abstract-This paper presents a dynamic front-end towards achieving unsupervised single-neuron activity monitoring. By implementing at the front-end, an automatic gain control that is optimized for neural signal dynamics, subsequent processing can be achieved without the need for calibration. The system uses three amplification stages (low-noise first stage, variablegain second stage and high-gain third stage), a tuneable highpass filter, and a feedback loop to tune the variable gain. The circuit has been implemented in a commercially-available 0.18 µm CMOS technology with total power consumption between 1.79 and 1.95 µW . The front-end achieves a variable gain from 52 to 86.4 dB with 3 kHz bandwidth and a high-pass filter that is tuneable from 100-300 Hz. The input referred noise is 9.66 µV with a total harmonic distortion of under 1%.
I. INTRODUCTION
High density micro electrode arrays are now commerciallyavailable (eg. Blackrock microsystems, Neuronexus, etc) and together with integrated microelectronics are presenting new opportunities for tapping into the nervous system. Such systems are currently able to monitor tens to hundreds of channels and soon will be extending to thousands [1] . The action potentials that are recorded have small amplitude (25 µV to 1 mV ) and a specific frequency range (up to 3 kHz). Common to all neural interfaces is the front-end amplifier. Key aspects in the design of a robust neural amplifier are: (1) low-power consumption to enable high-channel count and implantability (since any power consumed is ultimately thermally dissipated, it is crucial to avoid heating the tissue); (2) high gain to amplify the signal sufficiently for subsequent signal processing and data conversion; (3) low input referred noise to avoid burying the small amplitude spikes in the amplifier induced noise; (4) good linearity to prevent distortion of the spike features; (5) high-pass filtering to eliminate the Local Field Potentials (signals of much larger amplitude and with frequency range up to 300 Hz [2] ) and (6) capacitative coupling to eliminate the DC offset drift introduced by the electrode-tissue interface.
Various designs have been reported in the literature; some focusing on high gain [3] , some achieving great noise performance [2] - [4] , others consuming very little power [5] , [6] , or combining these characteristics. However a feature of neural signals that is often neglected is the relatively large variation between spike amplitude that can vary up to 32 dB in magnitude. Therefore, if a recorded signal of amplitude between 25 µV to 1 mV is amplified by a fixed gain stage (for example 40 dB), the output signal will range between 2.5 mV Fig. 1 . Front-end system architecture. Spike peak and magnitude detector detailed previously in [7] . and 100 mV . This renders the design of subsequent processing topologies challenging in order to accommodate signals of all amplitudes.
In this paper, we present a variable gain neural amplifier with automatic gain control, ultra-low power consumption, low input referred noise, and tuneable high-pass cut-off frequency. The paper is organized as follows: Section II outlines the system architecture and describes the circuit implementation, Section III presents the simulated results, and Section IV discusses the system performance.
II. SYSTEM ARCHITECTURE AND IMPLEMENTATION
The complete system architecture is illustrated in Fig. 1 . The first stage is a low-noise neural amplifier, the second amplification stage has variable gain, and the third stage is a high gain stage. Between the second and third stage, a highpass filter (HPF) with tuneable cut-off frequency eliminates the LFPs. The circuits has been implemented in a commerciallyavailable 0.18 µm 1P4M CMOS technology provided by IBM.
A. Pre-amplifier
The pre-amplifier design (see Fig. 1 ) has been adapted from the well-established neural amplifier topology [4] . The input (V in ) and reference bias (V ref ) are capacitively coupled to the recording and reference electrodes respectively. The midband gain is set by the ratio C1/C2 to be 20 dB. The gain of the pre-amplifier is kept to be relatively low, so as not to affect the linearity of the subsequent stage (explained in Section II-B). The first stage high pass cut-off frequency is determined by the fixed-value high-resistance pseudoresistors (diode connected pMOS devices) and the input capacitors, and serves to eliminate any DC offset from the input. The lowpass cut-off frequency is determined by the dominant pole of the Operational Transconductance Amplifier (OTA), which is G m /C L , where G m is the transconductance of the OTA and C L the load capacitor. The OTA used is a fully-balanced topology with the input differential devices biased further in weak inversion than the current mirror devices. This is to reduce the input referred noise according to Eq. 1 [8] .
where g m1 is the transconductance of the input devices, g m2 the transconductance of the current mirror devices, V T the thermal voltage, and q the electron charge.
B. Variable Gain Amplifier
The variable gain amplifier (VGA) is required to normalize the recorded spikes such that to remove any amplitude variations. The signal at the input of the VGA has a range varying from 500 µV to 20 mV , whereas the output signal has a fixed range of 20 mV . The VGA is shown in Fig. 2 , and it is based on a gm-C filter topology [9] . The gain is set by the ratio gm 1 /gm 2 , with the dominant pole at gm 2 /C. Transistors M1-M2 (the input differential pairs) are biased in the weak inversion region, and therefore gm 1 and gm 2 are related to the OTA input bias current according the Eq. 2 [10] . The gain is therefore set to I bias1 /I bias2 .
where I DS the current flowing from source to drain (for a pMOS device).
To increase the linear range of the VGA, the OTAs are linearized using source degeneration via symmetric diffusors (devices M3-M4) [11] . For a given bias current, the total harmonic distortion (THD) is influenced by two factors: the output range and the amplifier gain. In order to not surpass a THD of 1%, the output range of the VGA must be kept to a maximum of 20 mV . More specifically, even though THD is only 0.2% when the gain is set at 1 (input and output range is 20 mV ), this increases to 1% when the gain is set to 40 (input range of 500 µV and output 20 mV ).
In previous work [7] , we presented a circuit that detects the spike peak magnitude and converts it into a DC voltage. This voltage is the input of the feedback loop (shown in Fig.4 ) determining the gain of the VGA. This DC voltage ranges from 912.5 mV to 1.4 V , assuming an overall amplification of 54 dB (preceding the peak magnitude detection) with the signals biased about the analogue ground (ie. mid-supply). The level-shifter decreases the DC input voltage to a level where the V-I converter operates linearly. The V-I converter [12] converts the DC voltage into a equivalent current. So, DC voltage (of 32 dB dynamic range) representing the spike peak amplitude is converted to an equivalent DC current (from 1 to 40 nA) that biases OT A 2 of the VGA (the bias current of OT A 1 is constant).
C. Tuneable High Pass Filter
The high pass filter is based on a gm-C topology (shown in Fig. 8 ) with identical OTAs [9] . The transfer function of the filter is described in Eq. 3. The pole is located at gm· 1 C1C2 , where g m is the OTA transconductance. The input transistors of the OTAs are biased in the weak inversion region, so the g m is proportional to bias current (I bias ) of the OTA (relationship described in Eq. 2). Hence, the cut-off frequency of the highpass filter is tuneable and proportional to I bias . The qualitative factor Q of the filter is given by the capacitor ratio C2/C1 and is set at 0.5.
D. High-Gain Stage
The third stage amplifier is the highest-gain (34 dB) stage, with the gain determined by the ratio of capacitors C 5 /C 6 (see Fig. 1 ). The pseudoresistors are added to create a high-pass filter with corner frequency at approximately 100 mHz (refer to Eq. 4 [8] ), in order to filter out any DC offset added by the previous stages.
where R is the incremental resistance of the pseudoresistors (larger than 10 11 Ω [4]).
III. SIMULATED RESULTS
The circuits have been simulated using the Cadence Spectre (5.1.41ISR3) simulator with foundry supplied BSIM3v3 models.
A. Performance of the VGA
The variable gain amplifier was tested using a sine wave of frequency 1 kHz and amplitude from 250 µV to 10 mV . This range was selected given the 20 dB gain of the pre-amplifier and the 25 µV to 1 mV range of the recorded signal. Results of a transient analysis are shown in Fig. 7 . This illustrates how the output is mapped to a fixed 20 mV . Any offset introduced will be filtered-out by the subsequent circuitry. Fig. 8 shows the linear dependence of the filter's cutoff frequency to the OTA bias current. By selecting bias current (I bias ) from 1 to 15 nA, the change in frequency response changes is shown. More realistically, the desired high pass frequency for a neural amplifier should vary between 100 and 300 Hz. Any value larger than that will interfere with the spike spectrum and with any smaller value the LFPs would not be filtered out. To achieve cutoff frequencies of 100 Hz, 200 Hz and 300 Hz, the bias current needed is 2 nA, 4 nA, and 6 nA, respectively.
B. Tuneability of the High Pass Filter

C. System Simulations with Neural Signals
The datasets used are simulated neural signals sampled at 24 kHz 1 . In these signals the Noise-to-Signal Ratio (NSR) varies between 0.05 and 0.4. The noise represents the background cerebral activity picked up by the electrodes. This systematic noise should have the same absolute value in all recorded signals, considering the proximity of the recording electrodes. To derive test signals for our amplifier from the original data sets, we normalized them to the desired spike amplitude using for each amplitude a data set with such NSR that the systematic noise level would be equal for all test signals (see Table I ). The output of the three-stage amplifier when inputing these neural signals is shown in Fig. 9 . 
IV. CONCLUSION
In this paper we have presented a front-end neural interface with tuneable high-pass frequency and automatic gain control implemented in a standard 0.18 µm CMOS technology. The circuit consumes under 1.5 µW power consumption, without sacrificing noise performance (input referred noise is below 10µV ), high gain (more than 80 dB), or bandwidth (100 Hz-3 kHz). The specifications of the individual sub-components within the front-end are given in Table II.  Table III compares the design presented herein with relevant neural (biopotential) amplifiers that provide a variable gain. A common comparison criterion is the Noise Efficiency Figure (NEF) [8] , calculated by Eq. 5, that is a measure of the trade-off between effectiveness against noise and current consumption. Smaller NEF indicates noise efficiency.
where V ni,rms is the input-referred noise voltage, I tot is the total amplifier supply current, and BW is the amplifier bandwidth. 
